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Abstract
Developing efficient GPU kernels can be difficult because of
the complexity of GPU architectures and programming mod-
els. Existing performance tools only provide coarse-grained
suggestions at the kernel level, if any. In this paper, we de-
scribe GPA, a performance advisor for NVIDIA GPUs that
suggests potential code optimization opportunities at a hier-
archy of levels, including individual lines, loops, and func-
tions. To relieve users of the burden of interpreting perfor-
mance counters and analyzing bottlenecks, GPA uses data
flow analysis to approximately attribute measured instruc-
tion stalls to their root causes and uses information about
a program’s structure and the GPU to match inefficiency
patterns with suggestions for optimization. To quantify each
suggestion’s potential benefits, we developed PC sampling-
based performance models to estimate its speedup. Our ex-
periments with benchmarks and applications show that GPA
provides an insightful report to guide performance optimiza-
tion. Using GPA, we obtained speedups on a Volta V100 GPU
ranging from 1.03× to 3.86×, with a geometric mean of 1.22×.
1 Introduction
Graphics Processing Units (GPUs) have been extensively
employed in data centers and supercomputers as a building
block to accelerate High-Performance Computing (HPC) and
machine learning applications. However, fully utilizing the
compute power of GPUs is challenging. Tuning GPU code
to achieve the maximum possible performance requires sig-
nificant manual effort to cope with the complexity of GPU
architectural features and programming models.
GPU profilers [1, 20, 24, 27, 28, 33, 42] are widely used for
measuring GPU-accelerated applications. While these tools
identify hot GPU code, they lack sophisticated analysis of
performance bottlenecks and provide little insight into how
to improve the code. nvprof and Nsight-Compute, for ex-
ample, analyze performance measurement data and propose
suggestions on the kernel level but do not identify specific
lines that could be optimized nor estimate the potential gain
after applying optimizations. As a result, even with GPU pro-
filers, diagnosing and fixing performance problems requires
expertise in interpreting measurement data and associating
suggestions with corresponding bottlenecks.
Prior tools on GPUs [4, 8, 32] provide fine-grained sugges-
tions using instrumentation-based methods to quantify the
severity of performance problems and locate problematic
code. These tools identify one or a few patterns, such as
redundant value/address, insufficient cache utilization, or
memory transaction burst, but overlook others. Moreover,
they do not correlate execution time with the patterns. As a
result, one may fix specific problems indicated by the tools
but not achieve any speedup.
Modern processors support fine-grain measurement using
sampling [15–17, 19], which can be used to study instruction
statistics in applications quantitively. Unique among GPU
vendors, NVIDIA implements PC sampling on its GPUs to
sample instructions and associate them with stall reasons.
Existing performance tools [20, 27, 33, 40, 42] that utilize
PC sampling only associate instruction samples with source
lines of GPU code where the stalls occur but lack the ability
to derive performance insight based on stall reasons.
To complement the aforementioned approaches, we pro-
pose GPA—a GPU performance advisor that suggests effec-
tive optimizations for GPU code, and evaluate GPA on a V100
GPU with the Rodinia benchmarks [12], several larger appli-
cation benchmarks, and a combustion application. Guided
by GPA, we improved the performance of the GPU kernels
studied by 1.03x to 3.86x. This paper describes the design
and implementation of GPA which consists of the following
key components:
• An instruction blamer that attributes stalls to instruc-
tions that cause them;
• Performance optimizers that match inefficiency pat-
terns with optimization suggestions for lines, loops,
and functions based on program structure, architec-
tural features, measurement data, and control flow;
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Figure 1. A mental model of PC sampling on an SM of
NVIDIA’s V100 GPU. Samples are taken every N cycles. Sam-
ples at N , 4N , and 6N are latency samples, and others are
active samples. Samples at N , 3N , 4N , 5N , and 6N are stall
samples.
• Performance estimators that model GPU execution
using instruction samples to estimate speedups for
each optimizer.
This rest of the paper is organized as follows. Section 2
reviews PC sampling and instruction format on NVIDIA’s
GPUs. Section 3 introduces the workflow of GPA. Section 4
explains the details of GPA’s instruction blamer. Section 5
describes the implementation of GPA’s preformance opti-
mizers and estimators. Section 6 describes the analysis and
optimization of GPU kernels using GPA. Section 7 presents
case studies of four larger codes, including a combustion ap-
plication. Section 8 reviews related work and distinguishes
GPA. Finally, Section 9 summarizes our work and outlines
our plans for future work.
2 Background and Motivation
In this section, we describe background necessary to un-
derstand ourwork and ourmotivation for developingGPA. In
Section 2.1, we introduce a model of the PC sampling mech-
anism implemented in recent NVIDIA GPUs. In Section 2.2,
we describe the instruction format used by NVIDIA’s GPUs,
which is important for instruction dependency analysis. In
Section 2.3, we show how raw PC sampling measurements
are insufficient to provide insight for performance optimiza-
tion.
2.1 PC Sampling
NVIDIA’s GPUs implement PC sampling to collect instruc-
tion samples. One can use NVIDIAâĂŹs CUPTI API [25] to
collect PC samples for GPU-accelerated applications. Each
streaming multi-processor (SM) in an NVIDIA GPU collects
samples individually. When a buffer used to collect samples
is full on an SM, CUPTI merges samples from all SMs and
transfers the samples to the CPU.
Each SM on an NVIDIA V100 has four warp schedulers,
and each warp scheduler is assigned a number of active
warps. At the end of each sampling period, an SM records a
sample for one of its warp schedulers and it cycles through
its warp schedulers in a round-robin fashion. When a warp
is sampled, two classes of samples are recorded: an active
sample when the warp scheduler is issuing an instruction
and a latency sample when no instruction is issuing. For
the instruction sampled, a stall reason (e.g., waiting for a
value from memory) is recorded for the instruction, if any.
Consider Figure 1 as an example. There are 5 samples with
a stall reason. We call them stall samples or stalls in the
remaining sections. Because there are three latency samples
and three active samples, we estimate the stall ratio and the
active ratio of the SM as 3/6. Assuming all SMs on the GPU
have a similar workload, we estimate the stall ratio and the
active ratio of the GPU kernel as 3/6.
2.2 Instruction Format
A fixed length instruction encoding is used on NVIDIA’s
GPUs. Pre-Volta GPUs use a 64-bit word for an instruction,
but Volta and later architectures use a 128-bit word. In this
paper, we focus on the Volta architecture used in two of the
top three supercomputersâĂŤSummit and Sierra.
Among the fields of a GPU instruction shown in Table 1,
we focus on the following three key fields:
• Wait Mask andWrite/Read Barrier. Every GPU in-
struction has a control code [21, 41] field that encodes
information to guide the warp scheduler as it issues
instructions, including stall cycles, yielding flag, and
dependencies. For each fixed latency instruction (e.g.,
most arithmetic instructions), the assembler sets stall
cycles for the instruction to indicate how long the
scheduler should wait before issuing the instruction.
For each variable latency instruction, the assembler
associates write/read barrier indices with it, and asso-
ciates instructions that depend on them a wait mask
to create dependencies.
• Predicate. If an instruction’s predicate field is set, the
instruction is executed when the predicate evaluates as
true. There are both true and false predicate conditions:
Pi is a true predicate condition, and !Pi is a false
predicate condition, where 0 ≤ i ≤ 6. In Table 1, the
LDG instruction is executed if P0 is true.
• Opcode, Modifiers, and Operands. Each thread can
use up to 255 32-bit regular registers ranging from R0-
R254. Opcode and modifiers together determine the
length of operands used. In Table 1, the 32 modifier
indicates each thread reads a 32-bit value from mem-
ory. Moreover, because the data is loaded from global
memory, which has a 64-bit address space, the source
operand is a 64-bit value comprised of two registers—
R2 and R3.
2.3 Motivating Examples
GPA: A GPU Performance Advisor Based on Instruction Sampling
Table 1. Dissection of the fields of “@P0 LDG.32 R0, [R2]” instruction.
Wait Mask Write Barrier Read Barrier Predicate Opcode Modifiers Destination Operands Source Operands
B0 B1 P0 LDG 32 R0 R2, R3
1 for (int i = 0; i < iteration; i++) {
2 temp_t[ty][tx] =
3 temp_on_cuda[ty][tx] + step_div_Cap * (
4 power_on_cuda[ty][tx] + (temp_on_cuda[S][tx] +
5 temp_on_cuda[N][tx] - 2.0 * temp_on_cuda[ty][tx]) *
6 ...
7 }
Listing 1. A hot loop in the hotspot example
1 for (int i = 0; i < height; i++) {
2 if (( knodesD[currKnodeD[bid ]]. keys[thid] <= startD[bid
]) &&
3 (knodesD[currKnodeD[bid]]. keys[thid +1] > startD[bid
]))
4 ...
5 __syncthreads ();
6 }
Listing 2. A hot loop in the b+tree example
We refer to a collection of instruction samples and their
stall reasons as a raw PC sampling report from which we can
measure the stall reasons of a kernel. However, diagnosing
the slowness of the kernel still requires interpretation of the
measurement data to answer the following questions.
• Which GPU instructions cause stalls?
• How can we improve the performance by eliminating
these stalls?
• What is the estimated speedup for each potential opti-
mization?
To illustrate the importance of analyzing stall reasons and
associating them with optimizations, we analyze the hotspot
and the b+tree examples in Rodinia benchmark.
Listing 1 shows a hot loop of the hotspot kernel. The raw
PC sampling report for this kernel indicates large execution
latency stalls on Line 2, but it provides little information re-
garding where the stalls come from and what optimizations
apply. GPA attributes the latency to type conversion instruc-
tions that demote a 64-bit float to a 32-bit float. Though all
arrays are composed of 32-bit values, the compiler generates
conversion instructions as a float constant multiplies a 32-bit
float value. GPA suggests specifying the type of the constant
(2.0) as a 32-bit value to avoid conversion. After applying
the optimization, we achieved a 1.10× speedup.
Listing 2 shows a costly loop in the b+tree code. The raw
PC sampling report shows high memory dependency stalls
on Line 2 but does not propose a suggestion to eliminate
the bottleneck. By analyzing the assembly code, GPA con-
cludes that the distance between the load instructions and
the instruction that consumes the loaded values is short.
Therefore, instructions in the path are not enough to hide
GPA Fram work
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Figure 2. Overview of GPA
the latency. GPA suggests the users separate the subscripted
loads from their uses by reordering code.We read the address
of knodesD[currKnodeD[bid]].keys for the next iteration
before the synchronization on Line 5 and obtained a 1.15×
speedup.
Based on the analysis above, we conclude that pure PC
sampling information is insufficient to guide optimizations.
To improve the quality of the analysis report, we analyze
instruction dependencies to characterize stalls’ causes. Fur-
thermore, we can associate the stalls with the program’s
structure to suggest code optimizations, such as loop un-
rolling, function inlining, and code reordering.
3 Overview
Figure 2 shows the workflow of GPA. GPA uses a profiler
to collect PC samples and kernel launch statistics at runtime
and attribute them to the calling context where the kernel is
launched. The profiler dumps the profiles and records CUDA
binaries (CUBINs) for offline analysis. GPA’s static analyzer
analyzes CUBINs to recover static information which is in-
gested into the dynamic analyzer with profiles to generate
comprehensive raw advice.
Static Analyzer. In its static analyzer, GPA analyzes CU-
BINs to recover the following files:
• Control flow graphs. GPA employs NVIDIA’s
nvdisasm tool to decode instructions in CUBINs and
dump raw control flow graphs. We modify the raw
control flow graphs by splitting super blocks into ba-
sic blocks and ingest the modified control flow graphs
into Dyninst [29] to analyze loop nests.
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• Program structure. A program structure file con-
tains functions symbols, inline stacks, loop nests, and
source line mappings. According to each function sym-
bol’s visibility field, we annotate global functions and
device functions. We read DWARF information to
parse information about inlined functions.
• Architectural features. Based on the architecture
flag encoded in CUBINs, we fetch specific hardware
configurations, such as instruction latencies, warp size,
and register limitations for analysis in the later stages.
Dynamic Analyzer. The dynamic analyzer is comprised
of three components, including an instruction blamer, perfor-
mance optimizers, and performance estimators.
We analyze each GPU kernel’s launch context separately.
For each kernel invocation, the instruction blamer uses back-
ward slicing [14, 35] to attribute stalls to the responsible
instructions. Based on the stall counts and GPA’s static anal-
ysis results, each performance optimizer attempts to match
its optimization strategy to program regions that have high
stall samples. Guided by performance models, performance
estimators estimate each optimizer’s speedup based on the
matched samples. Finally, GPA generates an advice report
that contains suggestions from its top optimizers sorted by
their estimated speedups.
In this paper, we focus on the implementation of GPA’s
dynamic analyzer, which tackles the following unique chal-
lenges: (1) It extends the backward slicing algorithm for
special fields (e.g., barriers) of a GPU instruction to track
dependencies among GPU instructions. (2) It attributes stalls
to their sources accurately because it incorporates pruning
rules to cut down dependency sources. (3) Without code an-
notation, it derives a general performance model to quantify
the benefits of each GPU optimizer.
Utilization of GPA. GPA is a command line tool that
automates profiling and analysis stages. Since GPA uses
sampling-based profiles, users do not need to change their
program source code. To provide advice at the source line
level, the only change required is adding compiler options
to ensure that the compiler includes line mapping informa-
tion in GPU binaries it generates. Users apply optimizations
according to the raw advice generated by GPA. Today, GPU
produces raw advice as ASCII text; however, its advice could
be incorporated into a graphical user interface tool to analyze
inefficient code regions and optimization suggestions.
4 Instruction Blamer
CUPTI associates stall reasons [15] with instruction sam-
ples. Among the stall reasons, memory dependency, synchro-
nization, and execution dependency stalls are caused by the
source instructions rather than the instructions that suffer
from stalls. Other stall reasons, such as memory throttling,
are caused by instruction samples with the stall. To further
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Figure 3. An example of barrier register dependency
characterize program bottlenecks with memory dependency,
synchronization, and execution dependency stalls, we de-
veloped an instruction blamer that attributes stalls to the
source instructions.
We first use backward slicing to analyze every instruc-
tion’s def-use chain in the control flow graph. According to
the def-use chain and measurement data, we build an instruc-
tion dependency graph where each node is an instruction,
annotated with its stalls, and each edge represents a def-use
relation. Since not all edges cause stalls, we prune edges
according to several heuristic rules. In the end, we appor-
tion the stalls to its incoming edges based on the number of
issued instructions and the length of each edge.
Backward slicing. We target intra function backward
slicing [14] for GPU instructions because instructions in
the same function cause most stalls. We find a stalled in-
struction’s immediate dependency sources because transitive
dependencies are unlikely to cause the stalls. According to
Table 1, several fields of a GPU instruction impact instruction
dependencies, including operands, barriers, and predicate.
We can begin with a traditional backward slicing algorithm
for CPU instructions to analyze GPU operands, but barriers
and predicates need special processing.
Virtual barrier registers: We define six available barrier
indices as six virtual barrier registers B0-B5. A write/read
barrier index association can be represented as a write oper-
ation to one or more barrier registers. Likewise, we treat a
wait mask association as a read of barrier registers. In this
way, dependencies caused by barrier indices can be identi-
fied through def-use chains of the virtual barrier registers. It
is worth noting that barriers can be set even if there is no
dependency between regular registers. Take Figure 3 as an
example, the LDG instruction loads a value to R0 and writes
barrier B0, and the BRA instruction does not consume R0 but
still reads B0. Observed memory dependency stalls on the
BRA instruction should be attributed to the LDG instruction.
Predicated instructions: Immediate dependency sources are
not only the first def instruction of each of its operands on
the search path. Consider Figure 4a as an example, suppose
we observe a stall at the IADD instruction, which does not
have a predicate; because the LDG instruction is executed
only if P0 is true, it is possible that the stall comes from the
LDC instruction earlier in the path, which is executed only
if P0 is false. Therefore, the backward slicing search should
proceed until the predicates of def instructions on the path
cover all conditions.
GPA: A GPU Performance Advisor Based on Instruction Sampling
Let P be the union of def instructions’ predicates on the
path. P = ∪p, wherep ∈ {pi }∪{!pi }∪{_}, and {pi }∪{!pi } =
{_}, for 0 ≤ i ≤ 6. _ is a special predicate that covers both
true and false predicates. An instruction without a predicate
has the same semantic as _. We say P contains p ′ iff p ′ ∈ P
or _ ∈ P . The backward slicing search proceeds until the
union of def instructions’ predicates on the search path (P )
contains the predicate of the use instruction (p ′).
Construct a dependency graph. We build an instruction
dependency graph from the def-use chains of collected in-
struction samples. For simplicity, in Figure 4bwe only demon-
strate memory dependency. Each node represents an instruc-
tion, and each edge represents a def-use relation associated
with R0.
Prune cold edges. Not all the dependent edges cause
stalls. If an edge does not trigger stalls, we call it a “cold
edge” and use the following three rules to prune it.
1. Opcode based pruning. Memory dependency stalls
are attributed to memory instructions only. Synchro-
nization dependency stalls are attributed to synchro-
nization instructions only.
2. Dominator based pruning. For every edge e from
node i to j in a dependency graph, we remove e if
there is a non-predicate instruction k uses the same
operands that i defines and j uses, and k is in every
path from i to j in the control flow graph because we
would have observed stalls at k rather than j if i caused
any stalls.
3. Instruction latency based pruning. For every edge
e from node i to j in a dependency graph, we remove
e if the number of instructions in every path from i to
j in the control flow graph is greater than the latency
of i .
For fixed latency instructions, we can use microbench-
marking [21] for their latencies; for variable latency instruc-
tions, we use their upper bounds for pruning. For instance,
we use the TLB miss latency as the upper bound latency of
global memory instructions.
According to the opcode pruning rule, we prune the edge
from IMAD to IADD in Figure 4b to obtain the dependency
graph in Figure 4c because an IMAD instruction cannot cause
memory dependency stalls.
Attribute stalls. After pruning cold edges, there are still
some nodes that have multiple incoming edges. To measure
the stalls caused by each edge, we use the following two
heuristics.
1. Apportion the stalls based on each incoming node’s
issued samples. The more the issued samples, the more
stalls are blamed to the instruction.
2. Apportion the stalls based on the number of instruc-
tions in paths. The longer the path, the less stalls are
blamed on the def instruction. If an instruction i has
multiple paths to instruction j in a control flow graph,
we use the longest one.
Finally, we associate the stalls of each dependency source
(Si ) by apportioning the stalls of the observed instruction (S j )
using Equation 1, where Rissuei is the ratio of each incoming
node calculated by heuristic (1), and Rpathi denotes the ratio
of each dependency source i calculated by heuristic (2).
Si =
Rpathi × Rissuei∑
k ∈incominд(j)
Rpathk × Rissuek
× S j (1)
Figure 4d shows the apportioned stalls using the above
heuristics. While the LDC instruction has twice the issued
samples of the LDG instruction, the number of path samples
from LDC to IADD is also twice that of LDG to IADD. Thus, we
assign each dependency source the same number of samples.
Without loss of generality, the above heuristics and equa-
tion also apply for apportioning latency samples.
After attributing stalls to their sources, we further classify
the stall reasons for execution and memory dependencies ac-
cording to the opcode of each source instruction. As shown in
Figure 5, we categorize memory dependency as local mem-
ory, constant memory, and global memory dependencies.
Knowing where local memory stalls occur is important for
register pressure analysis because it often indicates register
spills. Likewise, we classify execution dependency as shared
memory, arithmetic, and write-after-read (WAR) dependen-
cies. WAR dependency happens when a variable latency
def instruction reads a value from a register, and the use
instruction writes the same register.
5 Performance Optimizers and Estimators
This section describes the implementation of performance
optimizers and estimators.
5.1 Performance Optimizers
Performance optimizers take program structure and the anal-
ysis result from the instruction blamer. Each optimizer en-
codes rules to calculate matching stalls. In this way, we lift
the job of associating stalls with optimizations from users to
the advisor.
We classify the available performance optimizers in GPA
in Table 2. At a high level, we have parallel and code op-
timizers. Parallel optimizers check if we can increase the
parallelism level to improve performance. For instance, the
Block Increase optimizer investigates the potential of increas-
ing the number of blocks. Code optimizers check if we can
adjust code to improve the performance. Based on optimiza-
tion methods, we further categorize the code optimizers as
stall elimination and latency hiding optimizers. Stall elimina-
tion optimizers provide suggestions to reduce stalls; latency
Keren Zhou, Xiaozhu Meng, Ryuichi Sai, and John Mellor-Crummey
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B3
…
IADD R8, R0, R7
…
B1
…
@P0  LDG R0, [R2]
…
B2
…
IMAD R0, R4, R5
…
B0
…
!@P0 LDC R0, [R4]
…
(a) Backward slicing
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IADD R8, R0, R7
!@P0 LDC R0, [R4]@P0  LDG R0, [R2] IMAD R0, R4, R5
(b) Construct a dependency graph
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IADD R8, R0, R7
!@P0 LDC R0, [R4]@P0  LDG R0, [R2]
(c) Prune cold edges
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IADD R8, R0, R7
!@P0 LDC R0, [R4]@P0  LDG R0, [R2]
Issue: 1, Path: 5 Issue: 2, Path: 10
Stalls: 4
Stalls: 2 Stalls: 2
(d) Apportion stalls
Figure 4. Steps to attribute stalls of the IADD instruction
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(b) Execution dependency
Figure 5. Classification of detailed dependency stall reasons
Table . A brief description of GPU optimizers in GPA.
Code Optimizers
Stall Elimination
Register Reuse Match memory dependency stallsof local memory read/write instructions
Strength Reduction Match execution dependency stalls oflong latency arithmetic instructions
Function Split Match instruction fetch stalls
Fast Math Match stalls in CUDA math functions
Warp Balance Match warp synchronization stalls
Memory Transaction Reduction Match global memory throttling stalls
Latency Hiding
Loop Unrolling Match global memory and executiondependency stalls in loops
Code Reordering Match global memory and executiondependency stalls
Function Inlining Match stalls in device functionsand their call sites
Parallel Optimizers
Block Increase Match if the number of blocksis less than the number of SMs
Thread Increase Match if occupancy is limited bythe number of threads per block
hiding optimizers suggest rearranging issue orders to overlap
stall latency.
Each optimizer maintains a workflow to match instruction
samples. The Loop Unrolling optimizer, for example, iterates
through all the latency samples. It records a latency sample
if it has either a memory dependency stall or an execution
dependency stall, and the def and the use instructions are
within the same loop. The optimizer suggests using pragma
unroll annotation or manual unrolling for loops where the
compiler fails to unroll automatically.
5.2 Performance Estimators
With performance optimizers, we associate optimization
methods with stalls, whereas it is still unclear whichmethods
have a better effect in terms of the given measurement data,
program structure, and the underlying GPU architecture.
Performance estimators take the matched stalls as input and
estimate the speedups by modeling the GPU’s execution.
The optimizers with top estimated speedups output their
suggestions to the performance advice report. According to
the categories of optimizers, we classify estimators as code
optimization estimators and parallel optimization estimators.
5.2.1 CodeOptimizationEstimators. Wefirstmodel the
effect of the stall elimination optimizers. Suppose the total
of number samples for a GPU kernel is T , and the matched
samples for an optimizer is M . Stall elimination optimizers
assume we at best eliminate all the stalls by modifying the
code. We use Equation 2 to estimate the speedup of stall
elimination optimizers Se .
Se = T
T −M (2)
Latency hiding optimizers suppose we can at best elimi-
nate latency samples by modifying code. Therefore, we can
GPA: A GPU Performance Advisor Based on Instruction Sampling
use Equation 3 to estimate the speedup of latency hiding
optimizers Sh , whereML is the number of matched latency
samples.
Sh = T
T −ML (3)
Lat ncy Hiding Example
• Reorder instructions to hide latencies
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LDG R0, [R2]
STALL
STALL
IADD R5, R0, R5
IADD R6, R6, R6
IADD R7, R7, R7
Figure 6. The mental model of latency hiding optimizers.
Green code represents active samples, and red code repre-
sents latency samples. Latency hiding optimizers consider
the effect of moving the code enclosed in dashed lines to fill
stall slots.
Equation 3 models the execution at the kernel level. In
practice, however, not allML can be eliminated by rearrang-
ing code. Figure 6 explains the mental model of latency hid-
ing optimization. We derive Equation 4 to refine the estimate
of Sh , where A denotes the total number of active samples.
Sh = T
T −Min(A,ML) (4)
We prove that the upper bound of Sh is two. We use L to
denote the total number of latency samples, and T = A + L.
Theorem 5.1. The speedup upper bound of latency hiding
optimizations is 2×.
Proof. • IfMin(A,ML) = A. TT−A = L+A(L+A)−A = 1 + AL .
Because A ≤ ML ≤ L, TT−Min(A,ML ) ≤ 2.
• IfMin(A,ML) = ML . TT−ML = 11−MLT
= 1
1− MLA+L
.
Because L ≥ ML and A ≥ ML , MLA+L ≤ 12 .
Then TT−Min(A,ML ) ≤ 2.
□
Scope Analysis. We observe that optimizations such as
loop unrolling only arrange code for a specific scope so that
only the active samples within the scope can be used to
reduce latency samples. Based on this limitation, we propose
Equation 5 to analyze optimization scopes representing loops
and functions. Shl indicates the speedup for a specific scope
l , andMLl is the matched latency samples for a scope l .
Shl =
T
T −Min( ∑
l ′∈nested (l )
Al ′,M
L
l )
(5)
Suppose we have a loop loop1 nested in another loop loop2,
the speedup of of loop2 is bounded by the active samples of
loop2 and loop1 according to Equation 5.
5.2.2 Parallel OptimizationEstimator. Parallel optimiz-
ers adjust the number of blocks and threads within each
block to change the parallelism level. To estimate the effect
of adjusting blocks and threads, we take into account each
warp scheduler’s change of active warps–CW (Equation 6)
and change of issue rate—CI (Equation 7) .
For instance, by increasing the number of blocks, we re-
duce the active warps per scheduler and CW is less than one.
If the number of threads of each block is reduced, the rate
that a warp scheduler is issuing is reduced, and CI is less
than one.
CW = Wnew
W
(6)
CI = InewI (7)
Assuming every warp scheduler’s issue rate is the same
across different SMs, we derive Equation 8 and Equation 9
to calculate I and Inew respectively, where RI is the ratio
of issued samples among all samples. A warp scheduler is
issuing if at least one warp on the scheduler is ready to issue
an instruction.
I = 1 − (1 − RI )W (8)
Inew = 1 − (1 − RI )Wnew (9)
Sp = 1CW × CI × f (10)
Based on CW and CI , we estimate the speedup of parallel
optimizations (Sp ) using Equation 10, where f is a factor
that varies between optimizers. Some optimizers may assume
there is no pipeline, memory throttle, and no select stall if
we reduce the number of active warps per block to a certain
number (e.g., less than the number of schedulers per SM).
6 Evaluation
We evaluated GPA on an x86_64 system with two Intel E5-
2695 processors and a single NVIDIA Volta v100 GPU. The
following system software are used: Linux 3.10.0, NVIDIA
CUDA Toolkit 11.0.194, NVIDIA Driver 450.51.06, and GCC
7.3.0. We evaluated GPA on Rodinia benchmarks and appli-
cations described below:
• Quicksilver [6] is a proxy application that solves a dy-
namic Monte Carlo particle transport problem. Quick-
silver has a single large kernel that invokes many de-
vice functions consisting of thousands of lines of code.
We studied Quicksilver with its default input.
• ExaTENSOR [3] is a library for large-scale numerical
tensor algebra. We studied its tensor transpose kernel
using a large six-dimensional tensor.
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Table 3. Achieved speedups averaged among five runs. We improved each code according to the suggestion provided by GPA.
Estimate error is computed by |Estimated Speedup−Achieved Speedup |Achieved Speedup × 100%
.
Application Kernel Optimization Original Achieved Speedup Estimated Speedup Error
rodinia/backprop bpnn_layerforward_CUDA Warp Balance 18.10us 1.18× 1.21× 3%
rodinia/backprop bpnn_layerforward_CUDA Strength Reduction 15.32us 1.21× 1.13× 7%
rodinia/bfs Kernel Loop Unrolling 578.28us 1.14× 1.59× 39%
rodinia/b+tree findRangeK Code Reorder 53.29us 1.15× 1.28× 11%
rodinia/cfd cuda_compute_flux Fast Math 187.53ms 1.46× 1.54× 5%
rodinia/gaussian Fan2 Thread Increase 116.76ms 3.86× 3.33× 14%
rodinia/heartwall kernel Loop Unrolling 49.03ms 1.16× 1.15× 1%
rodinia/hotspot calculate_temp Strength Reduction 15.45us 1.15× 1.10× 4%
rodinia/huffman vlc_encode_kernel_sm64huff Warp Balance 133.24us 1.10× 1.17× 6%
rodinia/kmeans kmeansPoint Loop Unrolling 787.14us 1.12× 1.21× 8%
rodinia/lavaMD kernel_gpu_cuda Loop Unrolling 4.07ms 1.11× 1.12× 1%
rodinia/lud lud_diagonal Code Reorder 221.81us 1.36× 1.48× 9%
rodinia/myocyte solver_2 Fast Math 308.55ms 1.19× 1.13× 5%
rodinia/myocyte solver_2 Function Spliting 259.69ms 1.02× 1.03× 1%
rodinia/nw needle_cuda_shared_1 Warp Balance 840.70us 1.10× 1.09× 1%
rodinia/particlefilter likelihood_kernel Block Increase 2.34ms 1.92× 1.93× 1%
rodinia/streamcluster kernel_compute_cost Block Increase 21.51ms 1.52× 1.46× 4%
rodinia/sradv1 reduce Warp Balance 2.01ms 1.03× 1.16× 13%
rodinia/pathfinder dynproc_kernel Code Reorder 93.48us 1.05× 1.23× 17%
Quicksilver CycleTrackingKernel Function Inlining 1.18s 1.12× 1.18× 5%
Quicksilver CycleTrackingKernel Register Reuse 1.05s 1.03× 1.04× 1%
ExaTENSOR tensor_transpose Strength Reduction 5.46ms 1.07× 1.06× 1%
ExaTENSOR tensor_transpose Memory Transaction Reduction 5.08ms 1.03× 1.05× 2%
PeleC pc_expl_reactions Block Increase 440.12ms 1.19× 1.23× 3%
Minimod target_pml_3d Fast Math 89.12ms 1.03× 1.09× 6%
Minimod target_pml_3d Code Reorder 86.31ms 1.05× 1.10× 5%
geomean 1.22x 1.26x 4.0%
• PeleC [5] is an application for reacting flows using
adaptive-mesh compressible hydrodynamics. We stud-
ied PeleC using its default input.
• Minimod [23] is a benchmark application for seismic
modeling. We analyzed its higher-order stencil codes
using grid sizes of 1003.
Each row in Table 3 quantifies the speedup we achieved
by applying the corresponding optimization suggested by
GPA. For each benchmark, we focused on the dominant GPU
kernel and implemented one of the top five optimization
suggestions, based on its estimated speedup and ease of im-
plementation. On average, we achieved a geometric mean of
1.22× speedup with individual speedups ranging from 1.03×
to 3.86×. GPA’s estimated speedup is close to the speedup
we achieved, with a geometric mean of the gap between
the speedup we achieved and the estimated speedup of 4.0%.
In the rest of this section, we describe observations while
analyzing and optimizing benchmarks using GPA, includ-
ing the optimization workflow, false positivity, and single
dependency coverage.
6.1 Optimization Workflow
Before using GPA, one can apply a source-to-source trans-
formation to separate variables that appear on a single line.
Then, one can start by interpreting the top optimizations in
the advice report by GPA. Not all optimizations are easy to
implement. For example, for a code reordering suggestion,
if the distance between the def and use instructions is long,
it is hard to improve it further. Based on our experience
of studying benchmarks, one can investigate the problem,
modify the code, and achieve speedup within half an hour.
Typically, only a few lines need to be changed to achieve
non-trivial speedups.
6.2 False Positivity
GPA could overestimate optimization opportunities. From
Table 3, we observe that loop unrolling and code reordering
optimizations have the highest estimate errors.
The overestimation of the benefits of loop unrolling oc-
curs because the loop unrolling optimizer lacks information
about the number of iterations and compiler information.
After closely investigating the bfs benchmark, we found that
the workload is highly unbalanced such that most threads
only execute less than four iterations of the loop. Thus, loop
unrolling benefits only a small number of threads.
The data dependency restriction causes the false positivity
of code reordering optimization. GPA suggests reordering a
global memory read in a loop of the pathfinder benchmark.
The estimated speedup is 17% higher than we achieved be-
cause instructions after synchronizations depend on the re-
sults before synchronizations. Therefore, the instructions we
can use to hide latency are limited in a fine-grained scope in
which the distance between the dependent instruction pairs
is short no matter how we arrange instructions.
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Figure 7. Single dependency coverage before and after pruning cold edges
6.3 Single Dependency Coverage
In the instruction dependency graph, we say a node is a
single dependency node if the node does not have any in-
coming edge, or each incoming edge represents a different
dependency. We define single dependency coverage as the ra-
tio of single dependency nodes to the total number of nodes.
Figure 7 quantifies the single dependency coverage before
and after pruning cold edges. After applying edge pruning
heuristics, most benchmarks have single dependency cover-
age greater than 0.8 so that we can attribute the stalls to one
edge without apportioning.
Two exceptions are the bfs and the nw benchmarks. The
bfs benchmark is memory-intensive. Most of the instructions
are global memory read/stores, which have a 64-bit memory
address stored in two 32-bit registers. The nw benchmark
has many nodes with multiple incoming edges because of
its intricate control flow. The dominant loop in nw is fully
unrolled. Within the loop, there is a condition that decides if
values are calculated or not. If yes, it compares four candi-
dates and chooses the maximum one.
7 Case Studies
In this section, we study the optimizations for the four larger
benchmark codes in Table 3, including ExaTENSOR, Quick-
silver, PeleC, and Minimod on the platform we mentioned
in Section 6. The GPU code of the applications was com-
piled with -O3 -lineinfo. With the following case studies,
we show that one can achieve non-trivial speedup without
in-depth knowledge of the assembly code and the GPU ar-
chitecture.
7.1 ExaTENSOR
We studied a tensor transpose kernel in ExaTENSOR. We
show a part of GPA’s report in Figure 8. GPA ranks optimizers
based on their estimated speedups. Each optimizer suggests a
few methods to modify the code and lists several hotspots to
focus on. Each hotspot consists of the def and use locations
and their distance. In Figure 8, GPA reports that we can
follow the suggestions of the strength reduction optimizer.
Because the hotspot code performs an integer division, we
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Apply GPUStrengthReductionOptimizer optimization, ratio 5.805%, estimate speedup 1.062x
Long latency non-memory instructions are used. Look for improvements that are mathematically
equivalent, but the compiler is not intelligent to do so.
1. Avoid integer division. Integer division requires using a special function unit to perform
floating point transformations. One can use multiplication by a reciprocal instead.
2. Avoid conversion. If the float constant is multiplied by a 32-bit float value, the compiler might
transform the 32-bit value to a 64-bit value first.
1. Hot BLAME GINS:LAT_IDEP_DEP code, ratio 0.444%, speedup 1.004x, distance 1
From tensor_transpose at /home/kz21/Codes/GPA-Benchmark/ExaTENSOR/cuda2.cu:16
0x1620 at Line 34 in Loop at Line 30
To tensor_transpose at /home/kz21/Codes/GPA-Benchmark/ExaTENSOR/cuda2.cu:16
0x1630 at Line 34 in Loop at Line 30
Optimization 
Hints
Hotspot
def and use
locations 
Figure 8. A performance report for ExaTENSOR
can replace it with a multiplication by its reciprocal. This
optimization renders a 1.07× speedup.
We analyzed the modified code again with GPA. This time
GPA suggests a memory transaction reduction optimiza-
tion to mitigate memory throttling stalls. In particular, GPA
suggests that we replace global memory reads by constant
memory reads if elements are shared between threads and
not changed during execution. According to the suggestion,
we achieved a 1.03× speedup.
7.2 Quicksilver
We used GPA to analyze Quicksilver on a single GPU. GPA
reports the function inlining optimization may render the
highest speedup. Applying the always_inline keyword for
these functions fails to inline due to the size/register limita-
tion forced by the compiler. Therefore, we manually inlined
two small functions by integrating the whole function bod-
ies into their callers. By modifying the code in this way, we
obtained a 1.12× speedup.
Next, GPA’s register reuse optimizer indicates local mem-
ory stalls in a loop and points out the potential cause of
register spilling. GPA suggests splitting the loop into two to
save registers. Without GPA, the raw PC sampling report by
other tools only show global memory stalls without identi-
fying register pressure. Applying the optimization yields a
1.03× speedup.
7.3 PeleC
We studied the pc_expl_reactions kernel of PeleC. GPA
estimates the code reordering optimization may result in
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the highest speedup. However, because the top five hotspots
only account for 4 % all of the matched stalls, there are many
hotspots distributed across lines so that it is difficult to ad-
just the code manually. The second best optimizer suggests
increasing the number of blocks. Since the kernel only occu-
pies 16 blocks, GPA suggests reducing the number of threads
per block while increasing the number of blocks to improve
the parallelism. By increasing the number of blocks to 32,
we achieved a 1.19× speedup.
7.4 Minimod
We applied GPA to analyze the target_pml_3d kernel of
Minimod, which performs higher-ordermulti-statement sten-
cil computations. GPA first suggests using the fast math
functions to replace high precision match functions. We ap-
plied the --use_fast_math compiler flag to achieve a 1.03×
speedup.
Next, GPA suggests the code reordering optimizations
for the updated code. Adjusting the code to read subscripted
values from global memory well in advance of their use hides
more of the memory latency and yields an additional 1.04×
speedup.
8 Related Work
GPU profilers are widely available in various GPU archi-
tectures. NVIDIA provides several tools [1, 27, 28] to mea-
sure GPU performance metrics. Intel develops VTune [31] to
monitor executions on both CPUs and GPUs. AMD provides
ROCProfiler [2] to read hardware counters and trace appli-
cations. There are also tools [24, 33, 39, 40, 42] that focus on
large HPC applications. Among the above tools, NVIDIA’s
nsight-compute provides the most information at the GPU
kernel level. It characterizes GPU kernels’ bottlenecks at
the high level but does not pinpoint bottlenecks and pro-
vide suggestions for specific code regions. In contrast, GPA
analyzes control flow, program structure, architectural fea-
tures, and interprets measurement data to provide thorough
suggestions and estimate speedups.
GPU vendors have also developed instrumentation
tools [22, 26, 36, 37] for fine-grained performance measure-
ment and analysis. These tools, however, introduce unavoid-
able overhead for GPU kernels. GPA adopts PC sampling [15],
which introduces considerably less cost for kernel execution.
There have been efforts that use instrumentation methods
to diagnose specific types of inefficiencies. Yeh et al. [8] in-
strument GPU code as it is generated by LLVM to identify
redundant instructions. CUDAAdvisor [32] also instruments
code as it is generated by LLVM to monitor GPU memory
access and decide if bypassing could be used. GVProf [4] in-
struments GPU binaries to detect both temporal and spatial
redundant value patterns. These tools only identify a partic-
ular type of inefficiencies and do not correlate the problem
with hotness. In comparison, GPA performs a comprehensive
analysis of stall reasons for instruction samples and derives
various optimization suggestions for hot code regions.
On the CPU side, there exist several tools that examine
code quality and provide optimization suggestions. PerfEx-
pert [9] collects performance metrics using sampling, ana-
lyzes measurement data and system parameters, and esti-
mates performance upper-bounds. AutoScope [34] extends
PerfExpert to suggest optimization strategies based on the de-
tected bottlenecks. Unlike these two tools, CQA [11] builds
a static model by emulating processor pipelines to check
symptoms (e.g., vectorization) on the loop level. VTune [38]
uses structured guidance to characterize the bottlenecks by
interpreting performance counters.
Profile-guided optimization takes measurement data as in-
put to guide compiler perform code transformation. Practical
Path Profiling (PPP) [7] collects edge profiles using instru-
mentation to help compilers make decisions about function
inlining and loop unrolling. Instrumentation-based meth-
ods require using representative inputs to dump meaningful
profiles. To avoid the overhead of instrumentation-based
approaches, AutoFDO [13] uses hardware counter based
sampling to collect profiles for production applications and
use the profiles to guide optimizations. While most profile-
guided optimization tools attribute measurement data to
source lines to provide feedback for compilers, BOLT [30]
is a post link optimizer that attributes samples on machine
instructions and uses this information to derive binary opti-
mizations. Recently, there also has been research that incor-
porates machine learning to guide optimizations. Cavazos
et al. [10] use profile data as input features to a regression
model that predicts the best compiler flags. DeepFrame [18]
incorporates deep learning methods to learn the most likely
paths during execution and offload the regions to FPGAs.
Though profiler-guided optimizations can automatically ad-
just code based on rules or models, they only cover a subset
of all the available optimizations. Many optimizations on
GPUs need manual effort, such as warp balance, memory
coalescing, and adjustments to the thread counts. Unlike
other tools, GPA depends only on line-mapping information
and is not tied to any specific compiler.
9 Conclusions and Future Work
Tuning GPU kernels is difficult due to the complexity of
GPU architectures and programming models. To free appli-
cation developers from needing to interpret measurements
from multiple performance counters and analyze program
inefficiencies, we introduce GPA. This performance advi-
sor provides insightful optimization advice at the levels of
lines, loops, and kernels and estimates each optimization’s
speedup. GPA is organized in a modular fashion. Users can
add custom optimizers to match other inefficiency patterns
(e.g., texture fetch combination).
GPA: A GPU Performance Advisor Based on Instruction Sampling
GPA suffers from both hardware and software limita-
tions. First, GPA apportions stalls to multiple dependency
sources with an approximation method based on the instruc-
tion counts in the paths. If the underlying hardware imple-
ments “paired sampling” [16], we could collect precisely both
the stalled instruction and the instruction that causes the
stall. Second, to obtain a more accurate speedup estimate,
comprehensive compiler information such as loop unroll
count should be considered. Last, because PC Sampling with
NVIDIA’s CUPTI serializes kernel executions, GPA’s pro-
filer is unable to measure the effect of concurrent kernel
execution.
In the future, we plan to ingest compiler information into
GPA to perform a more accurate estimate. In addition, we
can use the insights derived from GPA to guide compilers to
apply code transformation for large-scale applications with
hundreds of tiny hotspots.
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